Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Microchip Technology/ATSAMV71J20/NVIC/ISER[5]#0x0
Interrupt Set Enable Register n
Interrupt set enable bits
https://github.com/cmsis-svd/cmsis-svd-data